mirror of
https://github.com/kelvinlawson/atomthreads.git
synced 2026-05-29 21:26:00 +02:00
55 lines
1.2 KiB
ArmAsm
55 lines
1.2 KiB
ArmAsm
.section .vectors, "x"
|
|
|
|
.global __interrupt_vector_table
|
|
.extern __irq_stack_top__
|
|
.extern __fiq_stack_top__
|
|
.extern __svc_stack_top__
|
|
|
|
|
|
.equ USR_MODE, 0x10
|
|
.equ FIQ_MODE, 0x11
|
|
.equ IRQ_MODE, 0x12
|
|
.equ SVC_MODE, 0x13
|
|
.equ ABT_MODE, 0x17
|
|
.equ UND_MODE, 0x1B
|
|
.equ SYS_MODE, 0x1F
|
|
|
|
.equ I_BIT, 0x80 /* when I bit is set, IRQ is disabled */
|
|
.equ F_BIT, 0x40 /* when F bit is set, FIQ is disabled */
|
|
|
|
|
|
__interrupt_vector_table:
|
|
|
|
B Reset_Handler /* Reset */
|
|
B Null_Handler /* Undefined */
|
|
B Null_Handler /* SWI */
|
|
B Null_Handler /* Prefetch Abort */
|
|
B Null_Handler /* Data Abort */
|
|
B Null_Handler /* reserved */
|
|
B IRQ_Handler /* IRQ */
|
|
B Null_Handler /* FIQ */
|
|
|
|
|
|
Reset_Handler:
|
|
|
|
MSR CPSR_c,#(IRQ_MODE | I_BIT | F_BIT)
|
|
LDR sp,=__irq_stack_top__ /* set the IRQ stack pointer */
|
|
MSR CPSR_c,#(FIQ_MODE | I_BIT | F_BIT)
|
|
LDR sp,=__fiq_stack_top__ /* set the FIQ stack pointer */
|
|
MSR CPSR_c,#(SVC_MODE | I_BIT | F_BIT)
|
|
LDR sp,=__svc_stack_top__ /* set the SVC stack pointer */
|
|
|
|
BL low_level_init
|
|
BL _mainCRTStartup
|
|
|
|
|
|
B .
|
|
|
|
|
|
IRQ_Handler:
|
|
B archIRQHandler
|
|
|
|
|
|
Null_Handler:
|
|
B null_handler
|