393 lines
10 KiB
C
393 lines
10 KiB
C
|
|
//-------------------------------------------------------------------------
|
|
//-------------------------------------------------------------------------
|
|
|
|
#include "fontdata.h"
|
|
|
|
extern void PUT32 ( unsigned int, unsigned int );
|
|
extern unsigned int GET32 ( unsigned int );
|
|
extern void dummy ( unsigned int );
|
|
|
|
#define GPFSEL0 0x20200000
|
|
#define GPFSEL1 0x20200004
|
|
#define GPFSEL2 0x20200008
|
|
|
|
#define GPSET0 0x2020001C
|
|
#define GPCLR0 0x20200028
|
|
#define GPPUD 0x20200094
|
|
#define GPPUDCLK0 0x20200098
|
|
|
|
#define AUX_ENABLES 0x20215004
|
|
#define AUX_MU_IO_REG 0x20215040
|
|
#define AUX_MU_IER_REG 0x20215044
|
|
#define AUX_MU_IIR_REG 0x20215048
|
|
#define AUX_MU_LCR_REG 0x2021504C
|
|
#define AUX_MU_MCR_REG 0x20215050
|
|
#define AUX_MU_LSR_REG 0x20215054
|
|
#define AUX_MU_MSR_REG 0x20215058
|
|
#define AUX_MU_SCRATCH 0x2021505C
|
|
#define AUX_MU_CNTL_REG 0x20215060
|
|
#define AUX_MU_STAT_REG 0x20215064
|
|
#define AUX_MU_BAUD_REG 0x20215068
|
|
|
|
#define AUX_SPI0_CS 0x20204000
|
|
#define AUX_SPI0_FIFO 0x20204004
|
|
#define AUX_SPI0_CLK 0x20204008
|
|
#define AUX_SPI0_DLEN 0x2020400C
|
|
#define AUX_SPI0_LTOH 0x20204010
|
|
#define AUX_SPI0_DC 0x20204014
|
|
|
|
|
|
#define SETCONTRAST 0x81
|
|
#define DISPLAYALLONRESUME 0xA4
|
|
#define DISPLAYALLON 0xA5
|
|
#define NORMALDISPLAY 0xA6
|
|
#define INVERTDISPLAY 0xA7
|
|
#define DISPLAYOFF 0xAE
|
|
#define DISPLAYON 0xAF
|
|
#define SETDISPLAYOFFSET 0xD3
|
|
#define SETCOMPINS 0xDA
|
|
#define SETVCOMDESELECT 0xDB
|
|
#define SETDISPLAYCLOCKDIV 0xD5
|
|
#define SETPRECHARGE 0xD9
|
|
#define SETMULTIPLEX 0xA8
|
|
#define SETLOWCOLUMN 0x00
|
|
#define SETHIGHCOLUMN 0x10
|
|
#define SETSTARTLINE 0x40
|
|
#define MEMORYMODE 0x20
|
|
#define COMSCANINC 0xC0
|
|
#define COMSCANDEC 0xC8
|
|
#define SEGREMAP 0xA0
|
|
#define CHARGEPUMP 0x8D
|
|
#define EXTERNALVCC 0x01
|
|
#define SWITCHCAPVCC 0x02
|
|
|
|
|
|
|
|
unsigned int hex_screen_history[6];
|
|
|
|
//GPIO14 TXD0 and TXD1
|
|
//GPIO15 RXD0 and RXD1
|
|
//alt function 5 for uart1
|
|
//alt function 0 for uart0
|
|
|
|
//((250,000,000/115200)/8)-1 = 270
|
|
//------------------------------------------------------------------------
|
|
void uart_init ( void )
|
|
{
|
|
unsigned int ra;
|
|
|
|
ra=GET32(AUX_ENABLES);
|
|
ra|=1; //enable mini uart
|
|
PUT32(AUX_ENABLES,ra);
|
|
PUT32(AUX_MU_IER_REG,0);
|
|
PUT32(AUX_MU_CNTL_REG,0);
|
|
PUT32(AUX_MU_LCR_REG,3);
|
|
PUT32(AUX_MU_MCR_REG,0);
|
|
PUT32(AUX_MU_IER_REG,0);
|
|
PUT32(AUX_MU_IIR_REG,0xC6);
|
|
PUT32(AUX_MU_BAUD_REG,270);
|
|
//setup gpio before enabling uart
|
|
ra=GET32(GPFSEL1);
|
|
ra&=~(7<<12); //gpio14
|
|
ra|=2<<12; //alt5
|
|
ra&=~(7<<15); //gpio15
|
|
ra|=2<<15; //alt5
|
|
PUT32(GPFSEL1,ra);
|
|
PUT32(GPPUD,0);
|
|
for(ra=0;ra<150;ra++) dummy(ra);
|
|
PUT32(GPPUDCLK0,(1<<14)|(1<<15));
|
|
for(ra=0;ra<150;ra++) dummy(ra);
|
|
PUT32(GPPUDCLK0,0);
|
|
//enable uart
|
|
PUT32(AUX_MU_CNTL_REG,3);
|
|
}
|
|
//------------------------------------------------------------------------
|
|
void uart_putc ( unsigned int c )
|
|
{
|
|
while(1)
|
|
{
|
|
if(GET32(AUX_MU_LSR_REG)&0x20) break;
|
|
}
|
|
PUT32(AUX_MU_IO_REG,c);
|
|
}
|
|
//------------------------------------------------------------------------
|
|
void hexstrings ( unsigned int d )
|
|
{
|
|
//unsigned int ra;
|
|
unsigned int rb;
|
|
unsigned int rc;
|
|
|
|
rb=32;
|
|
while(1)
|
|
{
|
|
rb-=4;
|
|
rc=(d>>rb)&0xF;
|
|
if(rc>9) rc+=0x37; else rc+=0x30;
|
|
uart_putc(rc);
|
|
if(rb==0) break;
|
|
}
|
|
uart_putc(0x20);
|
|
}
|
|
//------------------------------------------------------------------------
|
|
void hexstring ( unsigned int d )
|
|
{
|
|
hexstrings(d);
|
|
uart_putc(0x0D);
|
|
uart_putc(0x0A);
|
|
}
|
|
|
|
//GPIO7 SPI0_CE1_N P1-26 (use for reset)
|
|
//GPIO8 SPI0_CE0_N P1-24
|
|
//GPIO9 SPI0_MISO P1-21
|
|
//GPIO10 SPI0_MOSI P1-19
|
|
//GPIO11 SPI0_SCLK P1-23
|
|
//alt function 0 for all of the above
|
|
|
|
//P1 1 +3V3
|
|
//P1 25 GND
|
|
|
|
//P1 22 GPIO25 use as D/C
|
|
|
|
|
|
//------------------------------------------------------------------------
|
|
void spi_init ( void )
|
|
{
|
|
unsigned int ra;
|
|
|
|
ra=GET32(AUX_ENABLES);
|
|
ra|=2; //enable spi0
|
|
PUT32(AUX_ENABLES,ra);
|
|
|
|
ra=GET32(GPFSEL0);
|
|
//ra&=~(7<<27); //gpio9
|
|
//ra|=4<<27; //alt0
|
|
//ra|=1<<27; //output
|
|
ra&=~(7<<24); //gpio8
|
|
ra|=4<<24; //alt0
|
|
ra&=~(7<<21); //gpio7
|
|
//ra|=4<<21; //alt0
|
|
ra|=1<<21; //output
|
|
PUT32(GPFSEL0,ra);
|
|
ra=GET32(GPFSEL1);
|
|
ra&=~(7<<0); //gpio10/
|
|
ra|=4<<0; //alt0
|
|
ra&=~(7<<3); //gpio11/
|
|
ra|=4<<3; //alt0
|
|
PUT32(GPFSEL1,ra);
|
|
ra=GET32(GPFSEL2);
|
|
ra&=~(7<<15); //gpio25/
|
|
ra|=1<<15; //output
|
|
PUT32(GPFSEL2,ra);
|
|
|
|
PUT32(AUX_SPI0_CS,0x0000030);
|
|
// PUT32(AUX_SPI0_CLK,0x0000); //slowest possible, could probably go faster here
|
|
PUT32(AUX_SPI0_CLK,26);
|
|
|
|
}
|
|
//------------------------------------------------------------------------
|
|
void spi_one_byte ( unsigned int x )
|
|
{
|
|
PUT32(AUX_SPI0_CS,0x000000B0); //TA=1 cs asserted
|
|
while(1)
|
|
{
|
|
if(GET32(AUX_SPI0_CS)&(1<<18)) break; //TXD
|
|
}
|
|
PUT32(AUX_SPI0_FIFO,x&0xFF);
|
|
while(1) if(GET32(AUX_SPI0_CS)&(1<<16)) break;
|
|
//while(1) if(GET32(AUX_SPI0_CS)&(1<<17)) break; //should I wait for this?
|
|
PUT32(AUX_SPI0_CS,0x00000000); //cs0 comes back up
|
|
}
|
|
//------------------------------------------------------------------------
|
|
void spi_command ( unsigned int cmd )
|
|
{
|
|
PUT32(GPCLR0,1<<25); //D/C = 0 for command
|
|
spi_one_byte(cmd);
|
|
}
|
|
//------------------------------------------------------------------------
|
|
void spi_data ( unsigned int data )
|
|
{
|
|
PUT32(GPSET0,1<<25); //D/C = 1 for data
|
|
spi_one_byte(data);
|
|
}
|
|
//------------------------------------------------------------------------
|
|
void show_string ( unsigned int row, const char *s )
|
|
{
|
|
unsigned int ra;
|
|
unsigned int rb;
|
|
unsigned int rc;
|
|
unsigned int rd;
|
|
|
|
row&=7;
|
|
spi_command(0x80); //column
|
|
spi_command(0x40|row); //row
|
|
rc=0;
|
|
for(ra=0;ra<11;ra++)
|
|
{
|
|
if(s[ra]==0) break;
|
|
for(rb=0;rb<8;rb++)
|
|
{
|
|
rd=s[ra];
|
|
spi_data(fontdata[rd][rb]);
|
|
rc++;
|
|
}
|
|
}
|
|
for(;rc<84;rc++) spi_data(0);
|
|
}
|
|
//------------------------------------------------------------------------
|
|
int notmain ( void )
|
|
{
|
|
unsigned int ra;
|
|
unsigned int rb;
|
|
unsigned int rc;
|
|
unsigned int rd;
|
|
unsigned int re;
|
|
unsigned int rf;
|
|
unsigned int tim[4];
|
|
|
|
uart_init();
|
|
hexstring(0x12345678);
|
|
for(ra=0;ra<10;ra++)
|
|
{
|
|
hexstring(ra);
|
|
}
|
|
spi_init();
|
|
PUT32(GPSET0,1<<7); //reset high
|
|
for(ra=0;ra<0x10000;ra++) dummy(ra);
|
|
PUT32(GPCLR0,1<<7); //reset low
|
|
for(ra=0;ra<0x10000;ra++) dummy(ra);
|
|
PUT32(GPSET0,1<<7); //reset high
|
|
|
|
spi_command(0x21); //extended commands
|
|
spi_command(0xB0); //vop
|
|
spi_command(0x04); //temp coef
|
|
spi_command(0x14); //bias mode 1:48
|
|
spi_command(0x20); //extended off
|
|
spi_command(0x0C); //display on
|
|
|
|
//experiment 1
|
|
if(1)
|
|
{
|
|
spi_command(0x80); //column
|
|
spi_command(0x40); //row
|
|
for(ra=0;ra<504;ra++) spi_data(ra);
|
|
}
|
|
|
|
//experiment 2
|
|
if(1)
|
|
{
|
|
spi_command(0x80); //column
|
|
spi_command(0x40); //row
|
|
for(ra=0;ra<10;ra++)
|
|
{
|
|
for(rb=0;rb<8;rb++) spi_data(fontdata[ra][rb]);
|
|
}
|
|
show_string(1,"Hello");
|
|
show_string(2,"World");
|
|
}
|
|
|
|
//experiment 3
|
|
//4 boxes wide a clock would have three full digits plus a 1
|
|
//2 boxes wide for the 1, 4 each for the other three 2+4+4+$ = 14
|
|
//84/14 = 6 so six pixes wide per box...(8 tall).
|
|
if(1)
|
|
{
|
|
for(ra=0;ra<10;ra++)
|
|
{
|
|
for(rb=0;rb<5;rb++)
|
|
{
|
|
spi_command(0x80); //column
|
|
spi_command(0x40|rb); //row
|
|
rc=clockdata[ra][rb];
|
|
for(rd=0x8;rd;rd>>=1)
|
|
{
|
|
if(rc&rd) re=0xFF;
|
|
else re=0x00;
|
|
for(rf=0;rf<6;rf++) spi_data(re);
|
|
}
|
|
}
|
|
for(rf=0;rf<0x100000;rf++) dummy(rf);
|
|
}
|
|
}
|
|
|
|
|
|
if(1)
|
|
{
|
|
spi_command(0x80); //column
|
|
spi_command(0x40|5); //row
|
|
for(rf=0;rf<84;rf++) spi_data(0x00);
|
|
tim[0]=0;
|
|
tim[1]=0;
|
|
tim[2]=0;
|
|
tim[3]=0;
|
|
while(1)
|
|
{
|
|
for(rb=0;rb<5;rb++)
|
|
{
|
|
spi_command(0x80); //column
|
|
spi_command(0x40|rb); //row
|
|
if(tim[0]==0) re=0x00;
|
|
else re=0xFF;
|
|
for(rf=0;rf<6;rf++) spi_data(re);
|
|
for(rf=0;rf<6;rf++) spi_data(0x00);
|
|
for(ra=1;ra<4;ra++)
|
|
{
|
|
rc=clockdata[tim[ra]][rb];
|
|
for(rd=0x8;rd;rd>>=1)
|
|
{
|
|
if(rc&rd) re=0xFF;
|
|
else re=0x00;
|
|
for(rf=0;rf<6;rf++) spi_data(re);
|
|
}
|
|
}
|
|
for(rf=0;rf<0x1000;rf++) dummy(rf);
|
|
}
|
|
if(tim[3]==9)
|
|
{
|
|
tim[3]=0;
|
|
if(tim[2]==9)
|
|
{
|
|
tim[2]=0;
|
|
if(tim[1]==9)
|
|
{
|
|
tim[1]=0;
|
|
if(tim[0]==1) break;
|
|
else tim[0]++;
|
|
}
|
|
else
|
|
{
|
|
tim[1]++;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
tim[2]++;
|
|
}
|
|
}
|
|
else
|
|
{
|
|
tim[3]++;
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
hexstring(0x12345678);
|
|
return(0);
|
|
}
|
|
//-------------------------------------------------------------------------
|
|
//-------------------------------------------------------------------------
|
|
|
|
|
|
//-------------------------------------------------------------------------
|
|
//
|
|
// Copyright (c) 2014 David Welch dwelch@dwelch.com
|
|
//
|
|
// Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:
|
|
//
|
|
// The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
|
|
//
|
|
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
//
|
|
//-------------------------------------------------------------------------
|