Switch to kconfig completely.

All configsys stuff moved to tools/configsys/ directory, not used anymore.
This commit is contained in:
Serge Vakulenko
2015-09-07 22:22:35 -07:00
parent 3678ba6aee
commit 717ab59efd
108 changed files with 157 additions and 213 deletions

View File

@@ -1,4 +1,4 @@
SUBDIR = elf2aout fsutil virtualmips mkrd configsys kconfig icache
SUBDIR = elf2aout fsutil virtualmips mkrd kconfig icache
all install depend: ${SUBDIR}
-for i in ${SUBDIR}; do ${MAKE} -C $$i ${MFLAGS} DESTDIR=${DESTDIR} $@; done

View File

@@ -0,0 +1,36 @@
#
# 32MXSDRAM board PCB v1.0 with UART console
# ===========================================
#
# Console on UART3
core pic32mx7
linker bootloader-sdram
mapping generic
device kernel cpu_khz=80000 bus_khz=80000 led=A15
device console led=A14 device=tty2
device uart3 baud=115200
device rdisk led=C13 swap=C14
option nproc=20
option hz=1000
# sdcard's definition for the SPI port, sdcard's chipselect and high-side power switch
# because of a mod on the board we use power=B13, otherwise it shall be D12
device sd0 port=4 cs=F3 power=B13 mhz=13
# device sd1 port=4 cs=F8 power=D13
device adc
device pwm
device gpio
# use SDRAM driver for the external ramdisk
device sdramp
# This defines the swap size and a fs partition size on the external ramdisk.
# When the sa@XXXX is larger than the SWAP_KBYTES, the system will use
# the swap located on the external ramdisk automatically.
# (sd@xxxx + fs@xxxx) <= ramdisk_size
option PARTITION=sdramp0:sa@2048,fs@14000
option nmount=3

View File

@@ -0,0 +1,13 @@
core pic32mx7
mapping generic
linker bare
device kernel led=D3 cpu_khz=80000 bus_khz=80000
device rdisk led=D2
device uart1 baud=115200
device console led=D12 device=tty0
device sd0 port=2 mhz=16 cs=D1
device devcfg

View File

@@ -0,0 +1,23 @@
#
# Duinomite and Duinomite-Mega boards
# ===================================
#
# Console on USB
# For Windows, use the driver: http://www.schmalzhaus.com/UBW32/FW/UBW32inf.zip
core pic32mx7
mapping generic
linker bootloader-maximite
device kernel cpu_khz=80000 bus_khz=80000 led=B15
device console device=ttyUSB0
device uartusb
device rdisk led=B12
device sd0 port=3 cs=D5 power=B13
device gpio
device foreignbootloader
device adc
device pwm

View File

@@ -0,0 +1,20 @@
#
# Duinomite-eMega board
# =====================
#
# Console on USB
# For Windows, use the driver: http://www.schmalzhaus.com/UBW32/FW/UBW32inf.zip
core pic32mx7
mapping generic
linker bootloader-maximite
device kernel cpu_khz=80000 bus_khz=40000 led=B15
device console device=ttyUSB0
device uartusb
device rdisk led=C1
device sd0 port=3 cs=G12 power=G13
device gpio

View File

@@ -0,0 +1,19 @@
#
# Duinomite-eMega board
# =====================
#
# Console on UART5
core pic32mx7
mapping generic
linker bootloader-maximite
device kernel cpu_khz=80000 bus_khz=40000 led=B15
device console device=tty5
device uart5 baud=115200 power=G13
device rdisk led=C1
device sd0 port=3 cs=G12 power=G13
device gpio

View File

@@ -0,0 +1,20 @@
#
# Duinomite and Duinomite-Mega boards
# ===================================
#
# Console on UART5
core pic32mx7
mapping generic
linker bootloader-maximite
device kernel cpu_khz=80000 bus_khz=80000 led=B15
device console device=tty4
device uart5 baud=115200 power=B13
device rdisk led=B12
device sd0 port=3 cs=D5 power=B13
device gpio
device foreignbootloader

View File

@@ -0,0 +1,18 @@
#
# Explorer16 board
# ================
#
core pic32mx7
linker bare
mapping generic
device kernel cpu_khz=80000 bus_khz=80000 led=A1
device console led=A2 device=tty1
device uart2 baud=115200
device rdisk led=A0 swap=A3
device sd0 port=1 cs=B1 mhz=10
device gpio

View File

@@ -0,0 +1,23 @@
#
# Fubarino board
# ==============
#
# Console on USB
# SD/MMC card driver on SPI2
core pic32mx7
mapping fubarino
linker bootloader-max32
device kernel led=21 cpu_khz=80000 bus_khz=80000
device console device=ttyUSB0
device uartusb
device sd0 port=2 cs=SS
device gpio
device pwm
device spi
device adc
device glcd

View File

@@ -0,0 +1,43 @@
# Fubarino SD with UART2 console, UART1 enabled and with SRAMC SWAPDISK
#
core pic32mx7
# ! pin numbers here are the pin Ns. printed out on Fubarino board (ie. 12, 23)
mapping fubarino
linker bootloader
# 4MB CPLD sram ramdisk, BB, swap and filesystem, ! nmount=3 (rootfs+swap+tmpfs)
#option PARTITION=sramc0:sa@1500,fs@2572
#option PARTITION=sramc0:sa@1024,fs@3000
#device sramc data=16 lda=5 rd=15 wr=14
# 8MB CPLD sram ramdisk, PMP bus, swap and filesystem, ! nmount=3 (rootfs+swap+tmpfs)
# change the sramc-size in rd_sramc.c as well
option PARTITION=sramc0:sa@2048,fs@6140
# no pins defs - using PMP bus
device sramc
option nmount=3
device kernel cpu_khz=120000 bus_khz=120000 led=21
# Console UART2, tty = UART - 1
device console device=tty1
device uart2 baud=115200
# Additional UART1
device uart1 baud=115200
# SDcard
device sd0 port=2 cs=SS mhz=20
# NPROC=25 MAX
option nproc=25
option hz=1000
option nbuf=8
device adc
device spi
device pwm
device gpio

View File

@@ -0,0 +1,27 @@
#
# Max32 board with Arduino Ethernet shield
# ========================================
#
# Console on UART1
# SD/MMC card driver on SPI2
core pic32mx7
mapping max32
linker bootloader-max32
device kernel led=LED cpu_khz=80000 bus_khz=80000
device console device=tty0
device uart1 baud=115200
device uart2 baud=115200
device uart3 baud=115200
device uart4 baud=115200
device sd0 port=2 cs=4 mhz=10
device gpio
device spi
device adc
device pwm
#device skel
device foreignbootloader

View File

@@ -0,0 +1,21 @@
#
# Maximite board
# ==============
#
# Console on USB
# For Windows, use the driver:
# http://geoffg.net/Downloads/BoatComputer/Silicon_Chip_USB_Serial_Port_Driver.zip
core pic32mx7
mapping generic
linker bootloader-maximite
device kernel invled=F0
device console device=ttyUSB0
device uartusb
device rdisk led=E1
device sd0 port=4 cs=E0
device gpio

View File

@@ -0,0 +1,21 @@
#
# Maximite board
# ==============
#
# Console on USB
# For Windows, use the driver:
# http://geoffg.net/Downloads/BoatComputer/Silicon_Chip_USB_Serial_Port_Driver.zip
core pic32mx7
mapping generic
linker bootloader-maxcolor
device kernel invled=E0
device console device=ttyUSB0
device uartusb
device rdisk led=E1
device sd0 port=4 cs=A1
device gpio

17
tools/configsys/board/MEB Normal file
View File

@@ -0,0 +1,17 @@
core pic32mx7
linker bootloader
mapping generic
device kernel cpu_khz=80000 bus_khz=80000 led=D2
device console device=ttyUSB0 led=D0
device uartusb
device rdisk led=D1
device sd0 port=1 cs=A9
device gpio
#device adc

View File

@@ -0,0 +1,19 @@
#
# MikroElektronika MMB for PIC32MX7 board
# =======================================
#
# Console on USB
# For Windows, use the driver: http://www.schmalzhaus.com/UBW32/FW/UBW32inf.zip
core pic32mx7
linker bootloader
mapping generic
device kernel invled=A0 clear_pin=D2
device console invled=A1 device=ttyUSB0
device uartusb
device rdisk invswap=D9
device sd0 port=1 cs=A9 mhz=8
device gpio
device adc
device uart1

View File

@@ -0,0 +1,26 @@
#
# Picadillo 35T board
# ===================
#
# Console on UART1
# SD/MMC card driver on SPI2
core pic32mx7
mapping picadillo
linker bootloader-max32
device kernel cpu_khz=80000 bus_khz=80000
device console device=tty0
device uart1 baud=115200
device rdisk
device sd0 port=2 cs=48
device gpio
device pwm
device spi
device adc
device hxtft
device foreignbootloader

View File

@@ -0,0 +1,23 @@
#
# Picadillo 35T board
# ===================
core pic32mx7
mapping picadillo
linker bootloader-max32
device kernel cpu_khz=80000 bus_khz=80000
device console device=tft0
device uart1 baud=115200
device rdisk
device sd0 port=2 cs=48
device spirams0 port=4 chips=16 cs0=26 cs1=27 cs2=28 cs3=29 cs4=30 cs5=31 cs6=32 cs7=33 cs8=34 cs9=35 cs10=36 cs11=37 cs12=38 cs13=39 cs14=40 cs15=51
option PARTITION=spirams0:sa@2040
device hxtft
device gpio
device adc
device foreignbootloader

View File

@@ -0,0 +1,20 @@
#
# Pinguino-micro board
# ====================
#
# Console on USB
# For Windows, use the driver: http://www.schmalzhaus.com/UBW32/FW/UBW32inf.zip
core pic32mx7
linker bootloader-maximite
mapping generic
device kernel invled=D1
device console device=ttyUSB0
device uartusb
device sd0 port=2 cs=B13
device gpio
device adc
device foreignbootloader

View File

@@ -0,0 +1,16 @@
# Configuration file for Majenko SDXL board.
# Ardiuno-compatible bootloader.
# LED at pin E7 (label 23).
core pic32mx7
mapping fubarino
linker bootloader-max32
device kernel led=23 cpu_khz=80000 bus_khz=80000
device console device=ttyUSB0
device uartusb
device sd0 port=2 cs=SS
device adc
device glcd
device pwm
device gpio

View File

@@ -0,0 +1,21 @@
#
# Ethernet/USB Starter Kit with I/O Expansion board
# =================================================
#
# Console on USB
# For Windows, use the driver: http://www.schmalzhaus.com/UBW32/FW/UBW32inf.zip
core pic32mx7
linker bootloader
mapping generic
device kernel led=D2
device console device=ttyUSB0
device uartusb
device rdisk led=D1
device sd0 port=1 cs=B1
device gpio
device adc

View File

@@ -0,0 +1,21 @@
#
# UBW32 board
# ===========
#
# Console on USB
# For Windows, use the driver: http://www.schmalzhaus.com/UBW32/FW/UBW32inf.zip
core pic32mx7
linker bootloader-ubw32
mapping generic
device kernel invled=E2
device console invled=E3 device=ttyUSB0
device uartusb
device rdisk invled=E1 invswap=E0
device sd0 port=1 cs=A9
device sd1 port=1 cs=A10
device gpio

View File

@@ -0,0 +1,20 @@
#
# UBW32 board
# ===========
#
# Console on UART2
core pic32mx7
linker bootloader-ubw32
mapping generic
device kernel invled=E2
device console invled=E3 device=tty1
device uart2
device rdisk invled=E1 invswap=E0
device sd0 port=1 cs=A9
device sd1 port=1 cs=A10
device gpio

View File

@@ -0,0 +1,18 @@
#
# UBW32 board
# ===========
#
# Console on UART2
core pic32mx7
linker bootloader-sdram
mapping generic
device kernel invled=B10
device console invled=B11 device=tty1
device uart2
device rdisk invled=B9 invswap=B8
device sd0 port=2 cs=A9
device sdramp
option PARTITION=sdramp0:sa@2048,fs@14000

View File

@@ -0,0 +1,24 @@
#
# chipKIT WF32 board with microSD card on 2.4" LCD TFT display shield
#
# See http://misc.ws/2013/11/08/touch-screen-shield-for-arduino-uno/
# for shield information
#
core pic32mx7
linker bootloader-max32
mapping wf32
device kernel led=LD4 cpu_khz=80000 bus_khz=80000
device console device=tty0 led=LD3
device uart1 baud=115200
#device uart2 baud=115200
#device uart3 baud=115200
#device uart4 baud=115200
device rdisk led=LD5
device sd0 port=2 cs=10
device gpio
device adc
device foreignbootloader

View File

@@ -0,0 +1,4 @@
always
file adc.o
define ADC_ENABLED YES
end always

View File

@@ -0,0 +1,18 @@
always
file cons.o
end always
option led
define LED_TTY_PORT $TRIS(%1)
define LED_TTY_PIN $PIN(%1)
end option
option invled
define LED_TTY_PORT $TRIS(%1)
define LED_TTY_PIN $PIN(%1)
define LED_TTY_INVERT YES
end option
option device
define CONSOLE_DEVICE %1
end option

View File

@@ -0,0 +1,3 @@
always
file devcfg.o
end always

View File

@@ -0,0 +1,3 @@
always
nofile devcfg.o
end always

View File

@@ -0,0 +1,4 @@
always
file glcd.o
define GLCD_ENABLED YES
end always

View File

@@ -0,0 +1,8 @@
always
file kern_glob.o
define GLOB_ENABLED YES
end always
option globsz
define GLOBSZ %1
end option

View File

@@ -0,0 +1,426 @@
# Special device for global options
always
define BUS_DIV 1
define CPU_IDIV 2
define CPU_ODIV 1
define CPU_MUL 20
define CRYSTAL 8
end always
option nproc
define NPROC %1
end option
option nbuf
define NBUF %1
end option
option nfile
define NFILE %1
end option
option ninode
define NINODE %1
end option
option smapsiz
define SMAPSIZ %1
end option
option hz
define HZ %1
end option
option haltreboot
define HALTREBOOT YES
end option
option blreboot
set BLREBOOT -p
end option
option partition
define PARTITION "%1"
end option
option nmount
define NMOUNT %1
end option
# Now for the device config options:
option crystal
define CRYSTAL %1
end option
# DC0
option debug=disabled
define DC0_DEBUG DEVCFG0_DEBUG_DISABLED
end option
option debug=enabled
define DC0_DEBUG DEVCFG0_DEBUG_ENABLED
end option
option debug=ice
define DC0_ICE DEVCFG0_ICESEL
end option
# DC1
option fnosc=frc
define DC1_FNOSC DEVCFG1_FNOSC_FRC
end option
option fnosc=frcdivpll
define DC1_FNOSC DEVCFG1_FNOSC_FRCDIVPLL
end option
option fnosc=pri
define DC1_FNOSC DEVCFG1_FNOSC_PRI
end option
option fnosc=pripll
define DC1_FNOSC DEVCFG1_FNOSC_PRIPLL
end option
option fnosc=sec
define DC1_FNOSC DEVCFG1_FNOSC_SEC
end option
option fnosc=lprc
define DC1_FNOSC DEVCFG1_FNOSC_LPRC
end option
option fnosc=frcdiv
define DC1_FNOSC DEVCFG1_FNOSC_FRCDIV
end option
option secondary=on
define DC1_SOSC DEVCFG1_FSOSCEN
end option
option secondary=off
define DC1_SOSC 0
end option
option switchover=on
define DC1_IESO DEVCFG1_IESO
option
option switchover=off
define DC1_IESO 0
option
option osc=ext
define DC1_POSCMOD DEVCFG1_POSCMOD_EXT
end option
option osc=xt
define DC1_POSCMOD DEVCFG1_POSCMOD_XT
end option
option osc=hs
define DC1_POSCMOD DEVCFG1_POSCMOD_HS
end option
option osc=off
define DC1_POSCMOD DEVCFG1_POSCMOD_DISABLE
end option
option oscio=io
define DC1_OSCIOFNC 0
end option
option oscio=clock
define DC1_OSCIOFNC DEVCFG1_OSCIOFNC
end option
option busdiv=1
define DC1_PBDIV DEVCFG1_FPBDIV_1
define BUS_DIV 1
end option
option busdiv=2
define DC1_PBDIV DEVCFG1_FPBDIV_2
define BUS_DIV 2
end option
option busdiv=4
define DC1_PBDIV DEVCFG1_FPBDIV_4
define BUS_DIV 4
end option
option busdiv=8
define DC1_PBDIV DEVCFG1_FPBDIV_8
define BUS_DIV 8
end option
option fsmonitor=on
define DC1_CKM 0
end option
option fsmonitor=off
define DC1_CKM DEVCFG1_FCKM_DISABLE
end option
option fsswitch=on
define DC1_CKS 0
end option
option fsswitch=off
define DC1_CKS DEVCFG1_FCKS_DISABLE
end option
option wdtps=1
define DC1_WDTPS DEVCFG1_WDTPS_1
end option
option wdtps=2
define DC1_WDTPS DEVCFG1_WDTPS_2
end option
option wdtps=4
define DC1_WDTPS DEVCFG1_WDTPS_4
end option
option wdtps=8
define DC1_WDTPS DEVCFG1_WDTPS_8
end option
option wdtps=16
define DC1_WDTPS DEVCFG1_WDTPS_16
end option
option wdtps=32
define DC1_WDTPS DEVCFG1_WDTPS_32
end option
option wdtps=64
define DC1_WDTPS DEVCFG1_WDTPS_64
end option
option wdtps=128
define DC1_WDTPS DEVCFG1_WDTPS_128
end option
option wdtps=256
define DC1_WDTPS DEVCFG1_WDTPS_256
end option
option wdtps=512
define DC1_WDTPS DEVCFG1_WDTPS_512
end option
option wdtps=1024
define DC1_WDTPS DEVCFG1_WDTPS_1024
end option
option wdtps=2048
define DC1_WDTPS DEVCFG1_WDTPS_2048
end option
option wdtps=4096
define DC1_WDTPS DEVCFG1_WDTPS_4096
end option
option wdtps=8192
define DC1_WDTPS DEVCFG1_WDTPS_8192
end option
option wdtps=16384
define DC1_WDTPS DEVCFG1_WDTPS_16384
end option
option wdtps=32768
define DC1_WDTPS DEVCFG1_WDTPS_32768
end option
option wdtps=65536
define DC1_WDTPS DEVCFG1_WDTPS_65536
end option
option wdtps=131072
define DC1_WDTPS DEVCFG1_WDTPS_131072
end option
option wdtps=262144
define DC1_WDTPS DEVCFG1_WDTPS_262144
end option
option wdtps=524288
define DC1_WDTPS DEVCFG1_WDTPS_524288
end option
option wdtps=1048576
define DC1_WDTPS DEVCFG1_WDTPS_1048576
end option
option watchdog=on
define DC1_WDTEN DEVCFG1_FWDTEN
end option
option watchdog=off
define DC1_WDTEN 0
end option
# DC2
option pllidiv=1
define DC2_PLLIDIV DEVCFG2_FPLLIDIV_1
define CPU_IDIV 1
end option
option pllidiv=2
define DC2_PLLIDIV DEVCFG2_FPLLIDIV_2
define CPU_IDIV 2
end option
option pllidiv=3
define DC2_PLLIDIV DEVCFG2_FPLLIDIV_3
define CPU_IDIV 3
end option
option pllidiv=4
define DC2_PLLIDIV DEVCFG2_FPLLIDIV_4
define CPU_IDIV 4
end option
option pllidiv=5
define DC2_PLLIDIV DEVCFG2_FPLLIDIV_5
define CPU_IDIV 5
end option
option pllidiv=6
define DC2_PLLIDIV DEVCFG2_FPLLIDIV_6
define CPU_IDIV 6
end option
option pllidiv=10
define DC2_PLLIDIV DEVCFG2_FPLLIDIV_10
define CPU_IDIV 10
end option
option pllidiv=12
define DC2_PLLIDIV DEVCFG2_FPLLIDIV_12
define CPU_IDIV 12
end option
option pllmul=15
define DC2_PLLMUL DEVCFG2_FPLLMUL_15
define CPU_MUL 15
end option
option pllmul=16
define DC2_PLLMUL DEVCFG2_FPLLMUL_16
define CPU_MUL 16
end option
option pllmul=17
define DC2_PLLMUL DEVCFG2_FPLLMUL_17
define CPU_MUL 17
end option
option pllmul=18
define DC2_PLLMUL DEVCFG2_FPLLMUL_18
define CPU_MUL 18
end option
option pllmul=19
define DC2_PLLMUL DEVCFG2_FPLLMUL_19
define CPU_MUL 19
end option
option pllmul=20
define DC2_PLLMUL DEVCFG2_FPLLMUL_20
define CPU_MUL 20
end option
option pllmul=21
define DC2_PLLMUL DEVCFG2_FPLLMUL_21
define CPU_MUL 21
end option
option pllmul=24
define DC2_PLLMUL DEVCFG2_FPLLMUL_24
define CPU_MUL 24
end option
option upllidiv=1
define DC2_UPLLIDIV DEVCFG2_UPLLIDIV_1
end option
option upllidiv=2
define DC2_UPLLIDIV DEVCFG2_UPLLIDIV_2
end option
option upllidiv=3
define DC2_UPLLIDIV DEVCFG2_UPLLIDIV_3
end option
option upllidiv=4
define DC2_UPLLIDIV DEVCFG2_UPLLIDIV_4
end option
option upllidiv=5
define DC2_UPLLIDIV DEVCFG2_UPLLIDIV_5
end option
option upllidiv=6
define DC2_UPLLIDIV DEVCFG2_UPLLIDIV_6
end option
option upllidiv=10
define DC2_UPLLIDIV DEVCFG2_UPLLIDIV_10
end option
option upllidiv=12
define DC2_UPLLIDIV DEVCFG2_UPLLIDIV_12
end option
option upll=on
define DC2_UPLL 0
end option
option upll=off
define DC2_UPLL DEVCFG2_UPLLDIS
end option
option pllodiv=1
define DC2_PLLODIV DEVCFG2_FPLLODIV_1
define CPU_ODIV 1
end option
option pllodiv=2
define DC2_PLLODIV DEVCFG2_FPLLODIV_2
define CPU_ODIV 2
end option
option pllodiv=4
define DC2_PLLODIV DEVCFG2_FPLLODIV_4
define CPU_ODIV 4
end option
option pllodiv=8
define DC2_PLLODIV DEVCFG2_FPLLODIV_8
define CPU_ODIV 8
end option
option pllodiv=16
define DC2_PLLODIV DEVCFG2_FPLLODIV_16
define CPU_ODIV 16
end option
option pllodiv=32
define DC2_PLLODIV DEVCFG2_FPLLODIV_32
define CPU_ODIV 32
end option
option pllodiv=64
define DC2_PLLODIV DEVCFG2_FPLLODIV_64
define CPU_ODIV 64
end option
option pllodiv=256
define DC2_PLLODIV DEVCFG2_FPLLODIV_256
define CPU_ODIV 256
end option
# DC3
option userid
define DC3_USERID %1
end option
option srs=all
define DC3_SRS DEVCFG3_FSRSSEL_ALL
end option
option srs=1
define DC3_SRS DEVCFG3_FSRSSEL_1
end option
option srs=2
define DC3_SRS DEVCFG3_FSRSSEL_2
end option
option srs=3
define DC3_SRS DEVCFG3_FSRSSEL_3
end option
option srs=4
define DC3_SRS DEVCFG3_FSRSSEL_4
end option
option srs=5
define DC3_SRS DEVCFG3_FSRSSEL_5
end option
option srs=6
define DC3_SRS DEVCFG3_FSRSSEL_6
end option
option srs=7
define DC3_SRS DEVCFG3_FSRSSEL_7
end option
option mii=on
define DC3_MII DEVCFG3_FMIIEN
end option
option mii=off
define DC3_MII 0
end option
option eth=default
define DC3_ETH DEVCFG3_FETHIO
end option
option eth=alternate
define DC3_ETH 0
end option
option can=default
define DC3_CAN DEVCFG3_FCANIO
end option
option can=alternate
define DC3_CAN 0
end option
option usbid=usb
define DC3_USBID DEVCFG3_FUSBIDIO
end option
option usbid=io
define DC3_USBID 0
end option
option vbuson=usb
define DC3_VBUSON DEVCFG3_FVBUSONIO
end option
option vbuson=io
define DC3_VBUSON 0
end option

View File

@@ -0,0 +1,4 @@
always
file gpio.o
define GPIO_ENABLED YES
end always

View File

@@ -0,0 +1,4 @@
always
file hx8357.o
define HX8357_ENABLED
end always

View File

@@ -0,0 +1,86 @@
always
define KERNEL
define UCB_METER
define EXEC_AOUT
define EXEC_ELF
define EXEC_SCRIPT
file startup.o
file clock.o
file devsw.o
file sysctl.o
file signal.o
file machdep.o
file mem.o
file exception.o
file exec_aout.o
file exec_conf.o
file exec_elf.o
file exec_script.o
file exec_subr.o
file init_main.o
file init_sysent.o
file kern_clock.o
file kern_descrip.o
file kern_exec.o
file kern_exit.o
file kern_fork.o
file kern_mman.o
file kern_proc.o
file kern_prot.o
file kern_prot2.o
file kern_resource.o
file kern_sig.o
file kern_sig2.o
file kern_subr.o
file kern_synch.o
file kern_sysctl.o
file kern_time.o
file subr_prf.o
file subr_rmap.o
file sys_generic.o
file sys_inode.o
file syscalls.o
file sys_pipe.o
file sys_process.o
file vfs_vnops.o
file vm_sched.o
file vm_swap.o
file vm_swp.o
file swap.o
file vers.o
require ufs
require tty
require global
define CPU_KHZ '((CRYSTAL*1000)/CPU_IDIV*CPU_MUL/CPU_ODIV)'
define BUS_KHZ 'CPU_KHZ/BUS_DIV'
end always
option cpu_khz
define CPU_KHZ %1
end option
option bus_khz
define BUS_KHZ %1
end option
option led
define LED_KERNEL_PORT $TRIS(%1)
define LED_KERNEL_PIN $PIN(%1)
end option
option invled
define LED_KERNEL_PORT $TRIS(%1)
define LED_KERNEL_PIN $PIN(%1)
define LED_KERNEL_INVERT YES
end option
option highlight
define KERNEL_HIGHLIGHT YES
end option
option clear_pin
define GPIO_CLEAR_PORT $TRIS(%1)
define GPIO_CLEAR_PIN $PIN(%1)
end option

View File

@@ -0,0 +1,4 @@
always
file subr_log.o
define LOG_ENABLED YES
end always

View File

@@ -0,0 +1,84 @@
always
define MRAMS_ENABLED
file rd_mrams.o
require rdisk
require spibus
define MRAMS_CHIPSIZE 512
end always
option chips
define MRAMS_CHIPS %1
end option
option port
define MRAMS_PORT %1
end option
option chipsize
define MRAMS_CHIPSIZE %1
end option
option mhz
define MRAMS_MHZ %1
end option
option cs0
define MRAMS_CS0_PORT $TRIS(%1)
define MRAMS_CS0_PIN $PIN(%1)
end option
option cs1
define MRAMS_CS1_PORT $TRIS(%1)
define MRAMS_CS1_PIN $PIN(%1)
end option
option cs2
define MRAMS_CS2_PORT $TRIS(%1)
define MRAMS_CS2_PIN $PIN(%1)
end option
option cs3
define MRAMS_CS3_PORT $TRIS(%1)
define MRAMS_CS3_PIN $PIN(%1)
end option
option cs4
define MRAMS_CS4_PORT $TRIS(%1)
define MRAMS_CS4_PIN $PIN(%1)
end option
option cs5
define MRAMS_CS5_PORT $TRIS(%1)
define MRAMS_CS5_PIN $PIN(%1)
end option
option led0
define MRAMS_LED0_PORT $TRIS(%1)
define MRAMS_LED0_PIN $PIN(%1)
end option
option led1
define MRAMS_LED1_PORT $TRIS(%1)
define MRAMS_LED1_PIN $PIN(%1)
end option
option led2
define MRAMS_LED2_PORT $TRIS(%1)
define MRAMS_LED2_PIN $PIN(%1)
end option
option led3
define MRAMS_LED3_PORT $TRIS(%1)
define MRAMS_LED3_PIN $PIN(%1)
end option
option led4
define MRAMS_LED4_PORT $TRIS(%1)
define MRAMS_LED4_PIN $PIN(%1)
end option
option led5
define MRAMS_LED5_PORT $TRIS(%1)
define MRAMS_LED5_PIN $PIN(%1)
end option

View File

@@ -0,0 +1,14 @@
always
file picga.o
require spibus
define PICGA_ENABLED YES
end always
option bus
define PICGA_BUS %1
end option
option cs
define PICGA_CS_PORT $TRIS(%1)
define PICGA_CS_PIN $PIN(%1)
end option

View File

@@ -0,0 +1,19 @@
always
file power_control.o
end always
option led
define POWER_LED_PORT $PORT(%1)
define POWER_LED_PIN $PIN(%1)
end option
option switch
define POWER_SWITCH_PORT $PORT(%1)
define POWER_SWITCH_PIN $PIN(%1)
end option
option control
define POWER_CONTROL_PORT $PORT(%1)
define POWER_CONTROL_PIN $PIN(%1)
end option

View File

@@ -0,0 +1,4 @@
always
file tty_pty.o
define PTY_ENABLED YES
end always

View File

@@ -0,0 +1,4 @@
always
file pwm.o
define PWM_ENABLED YES
end always

View File

@@ -0,0 +1,25 @@
always
file rdisk.o
end always
option led
define LED_DISK_PORT $TRIS(%1)
define LED_DISK_PIN $PIN(%1)
end option
option invled
define LED_DISK_PORT $TRIS(%1)
define LED_DISK_PIN $PIN(%1)
define LED_DISK_INVERT YES
end option
option swap
define LED_SWAP_PORT $TRIS(%1)
define LED_SWAP_PIN $PIN(%1)
end option
option invswap
define LED_SWAP_PORT $TRIS(%1)
define LED_SWAP_PIN $PIN(%1)
define LED_SWAP_INVERT YES
end option

View File

@@ -0,0 +1,23 @@
always
file rd_sd.o
require spibus
require rdisk
end always
option port
define SD%0_PORT %1
end option
option cs
define SD%0_CS_PORT $TRIS(%1)
define SD%0_CS_PIN $PIN(%1)
end option
option mhz
define SD%0_MHZ %1
end option
option power
define SD%0_ENA_PORT $TRIS(%1)
define SD%0_ENA_PIN $PIN(%1)
end option

View File

@@ -0,0 +1,7 @@
always
file sdram.o
file rd_sdramp.o
require rdisk
define KERNEL_EXECUTABLE_RAM
define SDRAMP_ENABLED YES
end always

View File

@@ -0,0 +1,4 @@
always
file skel.o
define SKEL_ENABLED YES
end always

View File

@@ -0,0 +1,5 @@
always
file spi.o
require spibus
define SPI_ENABLED YES
end always

View File

@@ -0,0 +1,3 @@
always
file spi_bus.o
end always

View File

@@ -0,0 +1,184 @@
always
define SPIRAMS_ENABLED
file rd_spirams.o
require rdisk
require spibus
define SPIRAMS_CHIPSIZE 128
end always
option chips
define SPIRAMS_CHIPS %1
end option
option port
define SPIRAMS_PORT %1
end option
option chipsize
define SPIRAMS_CHIPSIZE %1
end option
option mhz
define SPIRAMS_MHZ %1
end option
option cs0
define SPIRAMS_CS0_PORT $TRIS(%1)
define SPIRAMS_CS0_PIN $PIN(%1)
end option
option cs1
define SPIRAMS_CS1_PORT $TRIS(%1)
define SPIRAMS_CS1_PIN $PIN(%1)
end option
option cs2
define SPIRAMS_CS2_PORT $TRIS(%1)
define SPIRAMS_CS2_PIN $PIN(%1)
end option
option cs3
define SPIRAMS_CS3_PORT $TRIS(%1)
define SPIRAMS_CS3_PIN $PIN(%1)
end option
option cs4
define SPIRAMS_CS4_PORT $TRIS(%1)
define SPIRAMS_CS4_PIN $PIN(%1)
end option
option cs5
define SPIRAMS_CS5_PORT $TRIS(%1)
define SPIRAMS_CS5_PIN $PIN(%1)
end option
option cs6
define SPIRAMS_CS6_PORT $TRIS(%1)
define SPIRAMS_CS6_PIN $PIN(%1)
end option
option cs7
define SPIRAMS_CS7_PORT $TRIS(%1)
define SPIRAMS_CS7_PIN $PIN(%1)
end option
option cs8
define SPIRAMS_CS8_PORT $TRIS(%1)
define SPIRAMS_CS8_PIN $PIN(%1)
end option
option cs9
define SPIRAMS_CS9_PORT $TRIS(%1)
define SPIRAMS_CS9_PIN $PIN(%1)
end option
option cs10
define SPIRAMS_CS10_PORT $TRIS(%1)
define SPIRAMS_CS10_PIN $PIN(%1)
end option
option cs11
define SPIRAMS_CS11_PORT $TRIS(%1)
define SPIRAMS_CS11_PIN $PIN(%1)
end option
option cs12
define SPIRAMS_CS12_PORT $TRIS(%1)
define SPIRAMS_CS12_PIN $PIN(%1)
end option
option cs13
define SPIRAMS_CS13_PORT $TRIS(%1)
define SPIRAMS_CS13_PIN $PIN(%1)
end option
option cs14
define SPIRAMS_CS14_PORT $TRIS(%1)
define SPIRAMS_CS14_PIN $PIN(%1)
end option
option cs15
define SPIRAMS_CS15_PORT $TRIS(%1)
define SPIRAMS_CS15_PIN $PIN(%1)
end option
option led0
define SPIRAMS_LED0_PORT $TRIS(%1)
define SPIRAMS_LED0_PIN $PIN(%1)
end option
option led1
define SPIRAMS_LED1_PORT $TRIS(%1)
define SPIRAMS_LED1_PIN $PIN(%1)
end option
option led2
define SPIRAMS_LED2_PORT $TRIS(%1)
define SPIRAMS_LED2_PIN $PIN(%1)
end option
option led3
define SPIRAMS_LED3_PORT $TRIS(%1)
define SPIRAMS_LED3_PIN $PIN(%1)
end option
option led4
define SPIRAMS_LED4_PORT $TRIS(%1)
define SPIRAMS_LED4_PIN $PIN(%1)
end option
option led5
define SPIRAMS_LED5_PORT $TRIS(%1)
define SPIRAMS_LED5_PIN $PIN(%1)
end option
option led6
define SPIRAMS_LED6_PORT $TRIS(%1)
define SPIRAMS_LED6_PIN $PIN(%1)
end option
option led7
define SPIRAMS_LED7_PORT $TRIS(%1)
define SPIRAMS_LED7_PIN $PIN(%1)
end option
option led8
define SPIRAMS_LED8_PORT $TRIS(%1)
define SPIRAMS_LED8_PIN $PIN(%1)
end option
option led9
define SPIRAMS_LED9_PORT $TRIS(%1)
define SPIRAMS_LED9_PIN $PIN(%1)
end option
option led10
define SPIRAMS_LED10_PORT $TRIS(%1)
define SPIRAMS_LED10_PIN $PIN(%1)
end option
option led11
define SPIRAMS_LED11_PORT $TRIS(%1)
define SPIRAMS_LED11_PIN $PIN(%1)
end option
option led12
define SPIRAMS_LED12_PORT $TRIS(%1)
define SPIRAMS_LED12_PIN $PIN(%1)
end option
option led13
define SPIRAMS_LED13_PORT $TRIS(%1)
define SPIRAMS_LED13_PIN $PIN(%1)
end option
option led14
define SPIRAMS_LED14_PORT $TRIS(%1)
define SPIRAMS_LED14_PIN $PIN(%1)
end option
option led15
define SPIRAMS_LED15_PORT $TRIS(%1)
define SPIRAMS_LED15_PIN $PIN(%1)
end option

View File

@@ -0,0 +1,26 @@
always
file rd_sramc.o
require rdisk
define SRAMC_ENABLED YES
end always
option data
define SW_DATA_PORT $TRIS(%1)
define SW_DATA_PIN $PIN(%1)
end option
option lda
define SW_LDA_PORT $TRIS(%1)
define SW_LDA_PIN $PIN(%1)
end option
option rd
define SW_RD_PORT $TRIS(%1)
define SW_RD_PIN $PIN(%1)
end option
option wr
define SW_WR_PORT $TRIS(%1)
define SW_WR_PIN $PIN(%1)
end option

View File

@@ -0,0 +1,5 @@
always
file tty.o
file tty_subr.o
file tty_tty.o
end always

View File

@@ -0,0 +1,13 @@
always
file uart.o
define UART%0_ENABLED YES
end always
option baud
define UART%0_BAUD %1
end option
option power
define UART%0_ENA_PORT $TRIS(%1)
define UART%0_ENA_PIN $PIN(%1)
end option

View File

View File

@@ -0,0 +1,16 @@
always
file usb_device.o
file usb_function_cdc.o
file usb_uart.o
define USB_NUM_STRING_DESCRIPTORS 3
define USB_MAX_EP_NUMBER 3
define UARTUSB_ENABLED YES
end always
option autoboot
define USB_AUTOBOOT YES
end option
option baud
define UARTUSB_BAUD %1
end option

View File

@@ -0,0 +1,13 @@
always
file ufs_alloc.o
file ufs_bio.o
file ufs_bmap.o
file ufs_dsort.o
file ufs_fio.o
file ufs_inode.o
file ufs_mount.o
file ufs_namei.o
file ufs_subr.o
file ufs_syscalls.o
file ufs_syscalls2.o
end always

View File

View File

@@ -0,0 +1,53 @@
# Format is: silk <ws> port <ws> pin
# silk is the name of the pin, port and pin is what it maps to.
0 D 8
1 D 9
2 D 10
3 D 11
4 D 0
5 C 13
6 C 14
7 D 1
8 D 2
9 D 3
10 D 4
11 D 5
12 D 6
13 D 7
14 F 0
15 F 1
16 E 0
17 E 1
18 E 2
19 E 3
20 E 4
21 E 5
22 E 6
23 E 7
SCK G 6
24 G 6
SDI G 7
25 G 7
SDO G 8
26 G 8
SS G 9
27 G 9
A14 B 4
A13 B 3
A12 B 2
A11 B 1
A10 B 0
A9 B 7
A8 B 6
A7 B 8
A6 B 9
A5 B 10
A4 B 11
A3 B 12
A2 B 13
A1 B 14
A0 B 15
RX F 4
28 F 4
TX F 5
29 F 5

View File

@@ -0,0 +1,113 @@
A0 A 0
A1 A 1
A2 A 2
A3 A 3
A4 A 4
A5 A 5
A6 A 6
A7 A 7
A8 A 8
A9 A 9
A10 A 10
A11 A 11
A12 A 12
A13 A 13
A14 A 14
A15 A 15
B0 B 0
B1 B 1
B2 B 2
B3 B 3
B4 B 4
B5 B 5
B6 B 6
B7 B 7
B8 B 8
B9 B 9
B10 B 10
B11 B 11
B12 B 12
B13 B 13
B14 B 14
B15 B 15
C0 C 0
C1 C 1
C2 C 2
C3 C 3
C4 C 4
C5 C 5
C6 C 6
C7 C 7
C8 C 8
C9 C 9
C10 C 10
C11 C 11
C12 C 12
C13 C 13
C14 C 14
C15 C 15
D0 D 0
D1 D 1
D2 D 2
D3 D 3
D4 D 4
D5 D 5
D6 D 6
D7 D 7
D8 D 8
D9 D 9
D10 D 10
D11 D 11
D12 D 12
D13 D 13
D14 D 14
D15 D 15
E0 E 0
E1 E 1
E2 E 2
E3 E 3
E4 E 4
E5 E 5
E6 E 6
E7 E 7
E8 E 8
E9 E 9
E10 E 10
E11 E 11
E12 E 12
E13 E 13
E14 E 14
E15 E 15
F0 F 0
F1 F 1
F2 F 2
F3 F 3
F4 F 4
F5 F 5
F6 F 6
F7 F 7
F8 F 8
F9 F 9
F10 F 10
F11 F 11
F12 F 12
F13 F 13
F14 F 14
F15 F 15
G0 G 0
G1 G 1
G2 G 2
G3 G 3
G4 G 4
G5 G 5
G6 G 6
G7 G 7
G8 G 8
G9 G 9
G10 G 10
G11 G 11
G12 G 12
G13 G 13
G14 G 14
G15 G 15

View File

@@ -0,0 +1,105 @@
RX F 2
0 F 2
TX F 8
1 F 8
2 E 8
3 D 0
4 C 14
5 D 1
6 D 2
7 E 9
8 D 12
9 D 3
10 D 4
11 C 4
12 A 2
LED A 3
13 A 3
14 F 13
15 F 12
16 F 5
17 F 4
18 D 15
19 D 14
20 A 15
21 A 14
22 C 2
23 C 3
24 C 0
25 F 3
26 G 3
27 G 2
28 G 15
29 G 7
30 E 7
31 E 6
32 E 5
33 E 4
34 E 3
35 E 2
36 E 1
37 E 0
38 D 10
39 D 5
40 B 11
41 B 13
42 B 12
43 G 8
44 A 10
45 F 0
46 F 1
47 D 6
48 D 8
49 D 11
50 G 7
51 G 8
52 G 6
53 G 9
A0 B 0
54 B 0
A1 B 1
55 B 1
A2 B 2
56 B 2
A3 B 3
57 B 3
A4 B 4
58 B 4
A5 B 5
59 B 5
A6 B 6
60 B 6
A7 B 7
61 B 7
A8 B 8
62 B 8
A9 B 9
63 B 9
A10 B 10
64 B 10
A11 B 11
65 B 11
A12 B 12
66 B 12
A13 B 13
67 B 13
A14 B 14
68 B 14
A15 B 15
69 B 15
70 A 0
71 A 1
72 A 4
73 A 5
74 D 9
75 C 13
76 D 13
77 D 7
78 G 1
79 G 0
80 A 6
81 A 7
82 G 14
83 G 12
84 G 13
85 A 9

View File

@@ -0,0 +1,76 @@
# Format is: silk <ws> port <ws> pin
# silk is the name of the pin, port and pin is what it maps to.
0 F 2
1 F 8
2 E 8
3 A 3
4 F 3
5 G 15
6 D 11
7 E 9
8 D 15
9 D 3
10 C 4
11 D 10
12 D 9
13 D 0
A0 B 0
14 B 0
A1 B 1
15 B 1
A2 B 2
16 B 2
A3 B 3
17 B 3
A4 B 4
18 B 4
A5 B 5
19 B 5
A6 B 6
20 B 6
A7 B 7
21 B 7
A8 B 8
22 B 8
A9 B 9
23 B 9
A10 B 10
24 B 10
A11 B 11
25 B 11
26 A 0
27 A 1
28 A 4
29 A 5
30 A 2
31 D 1
32 D 2
A14 B 14
33 B 14
34 D 14
35 D 8
36 A 6
37 A 7
38 G 14
39 G 12
40 G 13
41 A 9
42 A 10
43 B 12
44 B 13
45 C 2
46 C 13
47 C 1
48 G 9
49 F 4
50 F 13
51 F 5
52 F 5
53 A 15
54 A 14
55 G 7
56 G 8
57 G 6

View File

@@ -0,0 +1,92 @@
RX F 2
0 F 2
TX F 8
1 F 8
2 E 8
3 D 0
4 F 1
5 D 1
6 D 2
7 E 9
8 A 14
9 D 3
10 D 4
11 G 8
12 G 7
LD6 G 6
13 G 6
A0 B 2
14 B 2
A1 B 4
15 B 4
A2 B 8
16 B 8
A3 B 0
17 B 0
A4 B 10
18 B 10
A5 B 11
19 B 11
A6 B 3
20 B 3
A7 B 5
21 B 5
A8 B 9
22 B 9
A9 B 1
23 B 1
A10 B 14
24 B 14
A11 B 15
25 B 15
26 E 0
27 E 1
28 E 2
29 E 3
30 E 4
31 E 5
32 E 6
33 E 7
34 D 5
35 D 11
36 D 6
37 D 7
38 C 4
39 D 14
40 D 15
41 A 9
42 A 10
LD5 F 0
43 F 0
44 G 9
45 A 2
46 A 3
LD4 A 0
47 A 0
LD3 A 1
48 A 1
49 G 15
50 G 14
51 G 12
52 G 13
53 F 13
54 F 12
55 F 4
56 F 5
57 A 15
58 G 1
59 G 0
60 B 12
61 B 13
62 A 4
63 A 5
64 D 13
65 A 6
66 A 7
67 C 1
68 C 2
69 C 3
70 D 8
71 D 9
72 D 10
73 D 12