sambuc/codezero
1
0
Fork 0
mirror of https://github.com/drasko/codezero.git synced 2026-02-26 08:43:13 +01:00
Code Issues Actions Packages Projects Releases Wiki Activity

Reorganized a few header file comments

Browse Source
This commit is contained in:
Bahadir Balban
2009-12-02 15:31:02 +02:00
parent 52775d0d2f
commit c9fc6d9341
3 changed files with 13 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
conts/libl4/include/l4lib/arch-arm/syslib.h
View File

@@ -128,9 +128,14 @@ static inline int l4_get_retval(void)
}
/*
* If we're about to do another ipc, this saves the last ipc's
* parameters such as the sender and tag information.
* Any previously saved data in save slots are destroyed.
* This is useful for stacked IPC. A stacked IPC happens
* when a new IPC is initiated before concluding the current
* one.
*
* This saves the last ipc's parameters such as the sender
* and tag information. Any previously saved data in save
* slots are destroyed. This is fine as IPC stacking is only
* useful if done once.
*/
static inline void l4_save_ipcregs(void)
{

5
include/l4/api/ipc.h
View File

@@ -9,15 +9,18 @@
/* Pagefault */
#define L4_IPC_TAG_PFAULT 0
#define L4_IPC_FLAGS_TYPE_MASK 0x0000000F
#define L4_IPC_FLAGS_SHORT 0x00000000 /* Short IPC involves just primary message registers */
#define L4_IPC_FLAGS_FULL 0x00000001 /* Full IPC involves full UTCB copy */
#define L4_IPC_FLAGS_EXTENDED 0x00000002 /* Extended IPC can page-fault and copy up to 2KB */
/* Extended IPC extra fields */
#define L4_IPC_FLAGS_MSG_INDEX_MASK 0x00000FF0 /* Index of message register with buffer pointer */
#define L4_IPC_FLAGS_TYPE_MASK 0x0000000F
#define L4_IPC_FLAGS_SIZE_MASK 0x0FFF0000
#define L4_IPC_FLAGS_SIZE_SHIFT 16
#define L4_IPC_FLAGS_MSG_INDEX_SHIFT 4
#define L4_IPC_EXTENDED_MAX_SIZE (SZ_1K*2)
#if defined (__KERNEL__)

2
include/l4/glue/arm/message.h
View File

@@ -14,7 +14,7 @@
* the microkernel will read and they have system-wide meaning.
*
* Primary message registers:
* r3 - r8: These 6 registers are the primary message registers MR0-MR6
* r3 - r8: These 6 registers are the primary message registers MR0-MR6.
* Their format is application-specific, i.e. the microkernel imposes no
* format restrictions on them.
*